The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Ayman A. Fayed: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ayman A. Fayed, Mohammed Ismail
    A digital tuning algorithm for on-chip resistors. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2004, pp:936-939 [Conf]
  2. Ayman A. Fayed, Magdy A. Bayoumi
    A low power 10-transistor full adder cell for embedded architectures. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2001, pp:226-229 [Conf]
  3. Ayman A. Fayed, Magdy A. Bayoumi
    Noise-tolerant design and analysis for a low-voltage dynamic full adder cell. [Citation Graph (0, 0)][DBLP]
    ISCAS (3), 2002, pp:579-582 [Conf]
  4. Ayman A. Fayed, Mohammed Ismail
    A 3.7mW, 1.6V CMOS Analog Adaptive Equalizer for a 125Mbps Wire-Line Transceiver. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:2136-2139 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002