The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Savvas G. Chamberlain: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. S. M. GadelRab, James A. Barby, Savvas G. Chamberlain
    An Architecture for Integrated Reliability Simulators Using Analog Hardware Description Languages. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1995, pp:897-900 [Conf]
  2. Robert J. Inkol, Savvas G. Chamberlain
    Design and Realization of a Two-Level 64K Byte CCD Memory System for Microcomputer Applications. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1980, v:29, n:2, pp:195-199 [Journal]
  3. Constantine N. Anagnostopoulos, Savvas G. Chamberlain
    Foreword. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1984, v:3, n:1, pp:1-2 [Journal]
  4. John R. F. McMacken, Savvas G. Chamberlain
    CHORD: a modular semiconductor device simulation development tool incorporating external network models. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1989, v:8, n:8, pp:826-836 [Journal]
  5. John R. F. McMacken, Savvas G. Chamberlain
    A numerical model for two-dimensional transient simulation of amorphous silicon thin-film transistors. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1992, v:11, n:5, pp:629-637 [Journal]
  6. Michael J. Van der Tol, Savvas G. Chamberlain
    Buried-channel MOSFET model for SPICE. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1991, v:10, n:8, pp:1015-1035 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002