The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Anantha P. Chandrakasan: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Brian P. Ginsburg, Anantha P. Chandrakasan
    An energy-efficient charge recycling approach for a SAR converter with capacitive DAC. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2005, pp:184-187 [Conf]
  2. Joyce Kwong, Anantha P. Chandrakasan
    Variation-driven device sizing for minimum energy sub-threshold circuits. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2006, pp:8-13 [Conf]
  3. Young-Su Kwon, Payam Lajevardi, Anantha P. Chandrakasan, Frank Honoré, Donald E. Troxel
    A 3-D FPGA wire resource prediction model validated using a 3-D placement and routing tool. [Citation Graph (0, 0)][DBLP]
    SLIP, 2005, pp:65-72 [Conf]
  4. Benton H. Calhoun, Denis C. Daly, Naveen Verma, Daniel F. Finchelstein, David D. Wentzloff, Alice Wang, Seong-Hwan Cho, Anantha P. Chandrakasan
    Design Considerations for Ultra-Low Energy Wireless Microsensor Nodes. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2005, v:54, n:6, pp:727-740 [Journal]
  5. Anantha P. Chandrakasan, Miodrag Potkonjak, Renu Mehra, Jan M. Rabaey, Robert W. Brodersen
    Optimizing power using transformations. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1995, v:14, n:1, pp:12-31 [Journal]
  6. Miodrag Potkonjak, Mani B. Srivastava, Anantha P. Chandrakasan
    Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1996, v:15, n:2, pp:151-165 [Journal]
  7. Mani B. Srivastava, Anantha P. Chandrakasan, Robert W. Brodersen
    Predictive system shutdown and other architectural techniques for energy efficient programmable computation. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1996, v:4, n:1, pp:42-55 [Journal]
  8. Vadim Gutnik, Anantha P. Chandrakasan
    Embedded power supply for low-power DSP. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1997, v:5, n:4, pp:425-435 [Journal]
  9. Seong-Hwan Cho, Thucydides Xanthopoulos, Anantha P. Chandrakasan
    A low power variable length decoder for MPEG-2 based on nonuniform fine-grain table partitioning. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1999, v:7, n:2, pp:249-257 [Journal]
  10. Abram P. Dancy, Rajeevan Amirtharajah, Anantha P. Chandrakasan
    High-efficiency multiple-output DC-DC conversion for low-voltage systems. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2000, v:8, n:3, pp:252-263 [Journal]
  11. Manish Bhardwaj, Rex Min, Anantha P. Chandrakasan
    Quantifying and enhancing power awareness of VLSI systems. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2001, v:9, n:6, pp:757-772 [Journal]
  12. Paul-Peter Sotiriadis, Anantha P. Chandrakasan
    A bus energy model for deep submicron technology. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2002, v:10, n:3, pp:341-350 [Journal]
  13. Amit Sinha, Nathan Ickes, Anantha P. Chandrakasan
    Instruction level and operating system profiling for energy exposed software. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2003, v:11, n:6, pp:1044-1057 [Journal]
  14. Arifur Rahman, Shamik Das, Anantha P. Chandrakasan, Rafael Reif
    Wiring requirement and three-dimensional integration technology for field programmable gate arrays. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2003, v:11, n:1, pp:44-54 [Journal]

  15. The design of a low power carbon nanotube chemical sensor system. [Citation Graph (, )][DBLP]


  16. The mixed signal optimum energy point: voltage and parallelism. [Citation Graph (, )][DBLP]


  17. Parallel CABAC for low power video coding. [Citation Graph (, )][DBLP]


  18. A high throughput CABAC algorithm using syntax element partitioning. [Citation Graph (, )][DBLP]


  19. Ultra-low-power UWB for sensor network applications. [Citation Graph (, )][DBLP]


  20. A 0.4-V UWB baseband processor. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.005secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002