The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Paul M. Radmore: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. David G. Haigh, Paul M. Radmore
    Systematic synthesis method for analogue circuits. Part I. Notation and synthesis toolbox. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2004, pp:701-704 [Conf]
  2. David G. Haigh, Paul M. Radmore
    Symbolic passive-RC circuit synthesis by admittance matrix expansion. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2005, pp:244-247 [Conf]
  3. R. Lecouls, David G. Haigh, Paul M. Radmore, D. R. Webster
    On Design of Analogue Multipliers using Gallium Arsenide MESFETs. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1994, pp:677-680 [Conf]
  4. Carlos A. Losada, David G. Haigh, Paul M. Radmore
    A Systematic Method for Nonlinear Analysis of a Class of FET Circuits. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1993, pp:2086-2089 [Conf]
  5. D. R. Webster, Anthony E. Parker, David G. Haigh, Paul M. Radmore
    Device Circuit Interaction in the Common Source Amplifier. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1994, pp:241-244 [Conf]
  6. David G. Haigh, T. J. W. Clarke, Paul M. Radmore
    A mathematical framework for active circuits based on port equivalence using limit variables. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002