The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Athon Zanikopoulos: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Pieter Harpe, Athon Zanikopoulos, Arthur H. M. van Roermund
    Digital self-correction of time-interleaved ADCs. [Citation Graph (0, 0)][DBLP]
    ISCAS (6), 2005, pp:5541-5544 [Conf]
  2. Athon Zanikopoulos, Pieter Harpe, Hans Hegt, Arthur H. M. van Roermund
    A flexible ADC approach for mixed-signal SoC platforms. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2005, pp:4839-4842 [Conf]
  3. Athon Zanikopoulos, Pieter Harpe, Hans Hegt, Arthur H. M. van Roermund
    Design of the Basic Building Block of a High-Speed Flexible and Modular Pipelined ADC. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:3876-3879 [Conf]
  4. Pieter Harpe, Athon Zanikopoulos, Hans Hegt, Arthur H. M. van Roermund
    Analog Calibration of Mismatches in an Open-Loop Track-and-Hold Circuit for Time-Interleaved ADCs. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:1951-1954 [Conf]
  5. Pieter Harpe, Athon Zanikopoulos, Hans Hegt, Arthur H. M. van Roermund
    Digital post-correction of front-end track-and-hold circuits in ADCs. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]

  6. Smart AD and DA converters. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002