The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Chien-Hsing Wu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Yin-Tsung Hwang, Kuo-Wei Liao, Chien-Hsing Wu
    FPGA realization of an OFDM frame synchronization design for dispersive channels. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 2003, pp:256-259 [Conf]
  2. Chien-Hsing Wu, Yan-Chr Tsai, Hwa-Long Tsai
    Quantum circuits for stabilizer codes. [Citation Graph (0, 0)][DBLP]
    ISCAS (3), 2005, pp:2333-2336 [Conf]
  3. Chien-Hsing Wu, Chien-Ming Wu, Ming-Der Shieh, Yin-Tsung Hwang
    Systolic VLSI realization of a novel iterative division algorithm over GF(2m): a high-speed, low-complexity design. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2001, pp:33-36 [Conf]
  4. Chien-Ming Wu, Ming-Der Shieh, Chien-Hsing Wu, Ming-Hwa Sheu
    VLSI architecture of extended in-place path metric update for Viterbi decoders. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2001, pp:206-209 [Conf]
  5. Jin-Chuan Huang, Chien-Ming Wu, Ming-Der Shieh, Chien-Hsing Wu
    An area-efficient versatile Reed-Solomon decoder for ADSL. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 1999, pp:517-520 [Conf]
  6. Che-Han Wu, Ming-Der Shieh, Chien-Hsing Wu, Ming-Hwa Sheu, Jia-Lin Sheu
    A VLSI architecture of fast high-radix modular multiplication for RSA cryptosystem. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 1999, pp:500-503 [Conf]
  7. Chien-Ming Wu, Ming-Der Shieh, Chien-Hsing Wu, Yin-Tsung Hwang, Jun-Hong Chen, Hsin-Fu Lo
    VLSI architecture exploration for sliding-window Log-MAP decoders. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 2004, pp:513-516 [Conf]
  8. Chien-Ming Wu, Ming-Der Shieh, Chien-Hsing Wu
    Memory arrangements in turbo decoders using sliding-window BCJR algorithm. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2002, pp:557-560 [Conf]
  9. Chien-Hsing Wu, Chien-Ming Wu, Ming-Der Shieh, Yin-Tsung Hwang
    An area-efficient systolic division circuit over GF(2/sup m/) for secure communication. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2002, pp:733-736 [Conf]
  10. Chien-Hsing Wu
    Data mining applied to material acquisition budget allocation for libraries: design and development. [Citation Graph (0, 0)][DBLP]
    Expert Syst. Appl., 2003, v:25, n:3, pp:401-411 [Journal]
  11. Chien-Hsing Wu
    Building knowledge structures for online instructional/learning systems via knowledge elements interrelations. [Citation Graph (0, 0)][DBLP]
    Expert Syst. Appl., 2004, v:26, n:3, pp:311-319 [Journal]
  12. Chien-Hsing Wu, Shu-Chen Kao, Yann-Yean Su, Chuan-Chun Wu
    Targeting customers via discovery knowledge for the insurance industry. [Citation Graph (0, 0)][DBLP]
    Expert Syst. Appl., 2005, v:29, n:2, pp:291-299 [Journal]
  13. Chien-Hsing Wu, Tzai-Zang Lee, Shu-Chen Kao
    Knowledge discovery applied to material acquisitions for libraries. [Citation Graph (0, 0)][DBLP]
    Inf. Process. Manage., 2004, v:40, n:4, pp:709-725 [Journal]
  14. Chien-Hsing Wu, Chien-Ming Wu, Ming-Der Shieh, Yin-Tsung Hwang
    High-Speed, Low-Complexity Systolic Designs of Novel Iterative Division Algorithms in GF(2^m). [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2004, v:53, n:3, pp:375-380 [Journal]
  15. Chien-Ming Wu, Ming-Der Shieh, Chien-Hsing Wu, Yin-Tsung Hwang, Jun-Hong Chen
    VLSI architectural design tradeoffs for sliding-window log-MAP decoders. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2005, v:13, n:4, pp:439-447 [Journal]

  16. Space-Frequency-Coded MIMO OFDM Receivers Based on Gaussian Message Passing. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002