The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jouko Vankka: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jaakko Ketola, Johan Sommarek, Jouko Vankka, Kari Halonen
    Transmitter utilising bandpass delta-sigma modulator and switching mode power amplifier. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2004, pp:633-636 [Conf]
  2. Jaakko Ketola, Jouko Vankka, Kari Halonen
    Synchronization of fractional interval counter in non-integer ratio sample rate converters. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 2003, pp:89-92 [Conf]
  3. Marko Kosunen, Jouko Vankka, F. Teikari, Kari Halonen
    DNL and INL yield models for a current-steering D/A converter. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2003, pp:969-972 [Conf]
  4. Jouko Vankka, Jaakko Lindeberg, Kari Halonen
    Direct digital synthesizer with tunable phase and amplitude error feedback structures. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2003, pp:785-788 [Conf]
  5. Jouko Vankka, Jonne Lindeberg, Kari Halonen
    Direct digital synthesizer with tunable delta sigma modulator. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2003, pp:917-920 [Conf]
  6. Jouko Vankka, Marko Kosunen, Kari Halonen
    Multicarrier QAM modulator. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 1999, pp:415-418 [Conf]
  7. Jouko Vankka, Jonne Lindeberg, Kari Halonen
    FIR filters for compensating D/A converter frequency response distortion. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2002, pp:105-108 [Conf]
  8. Marko Kosunen, Jouko Vankka, Mikko Waltari, Kari Halonen
    A multicarrier QAM modulator for WCDMA base-station with on-chip D/A converter. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2005, v:13, n:2, pp:181-190 [Journal]

Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002