Search the dblp DataBase

Publications of Author

1. Vesa Lahtinen, Erno Salminen, Kimmo Kuusilinna, Timo D. Hämäläinen
   Comparison of synthesized bus and crossbar interconnection architectures. [Citation Graph (0, 0)][DBLP]
   ISCAS (5), 2003, pp:433-436 [Conf]
   
2. Vesa Lahtinen, Kimmo Kuusilinna, Timo Hämäläinen
   Optimizing finite state machines for system-on-chip communication. [Citation Graph (0, 0)][DBLP]
   ISCAS (1), 2002, pp:485-488 [Conf]
   
3. Erno Salminen, Tero Kangas, Jouni Riihimäki, Vesa Lahtinen, Kimmo Kuusilinna, Timo D. Hämäläinen
   Benchmarking Mesh and Hierarchical Bus Networks in System-on-Chip Context. [Citation Graph (0, 0)][DBLP]
   SAMOS, 2005, pp:354-363 [Conf]
   
4. Tero Kangas, Jouni Riihimäki, Erno Salminen, Vesa Lahtinen, Heikki Orsila, Kimmo Kuusilinna, Timo D. Hämäläinen
   A Communication-Centric Design Flow for HIBI-Based SoCs. [Citation Graph (0, 0)][DBLP]
   SAMOS, 2004, pp:474-483 [Conf]
   
5. Erno Salminen, Vesa Lahtinen, Tero Kangas, Jouni Riihimäki, Kimmo Kuusilinna, Timo D. Hämäläinen
   HIBI v.2 Communication Network for System-on-Chip. [Citation Graph (0, 0)][DBLP]
   SAMOS, 2004, pp:413-422 [Conf]
   
6. Vesa Lahtinen, Kimmo Kuusilinna, Tero Kangas, Timo Hämäläinen
   Interconnection scheme for continuous-media systems-on-a-chip. [Citation Graph (0, 0)][DBLP]
   Microprocessors and Microsystems, 2002, v:26, n:3, pp:123-138 [Journal]
   
7. Erno Salminen, Tero Kangas, Vesa Lahtinen, Jouni Riihimäki, Kimmo Kuusilinna, Timo D. Hämäläinen
   Benchmarking mesh and hierarchical bus networks in system-on-chip context. [Citation Graph (0, 0)][DBLP]
   Journal of Systems Architecture, 2007, v:53, n:8, pp:477-488 [Journal]
   
8. Erno Salminen, Tero Kangas, Timo D. Hämäläinen, Jouni Riihimäki, Vesa Lahtinen, Kimmo Kuusilinna
   HIBI Communication Network for System-on-Chip. [Citation Graph (0, 0)][DBLP]
   VLSI Signal Processing, 2006, v:43, n:2-3, pp:185-205 [Journal]
   
9. 
   Transaction Level Modeling in Communication Engine Design. [Citation Graph (, )][DBLP]