The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Seiji Miura: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Seiji Miura, Satoru Akiyama
    A memory controller that reduces latency of cached SDRAM. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2005, pp:5250-5253 [Conf]
  2. Seiji Miura, Kazushige Ayukawa, Takao Watanabe
    A dynamic-SDRAM-mode-control scheme for low-power systems with a 32-bit RISC CPU. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2001, pp:358-363 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002