The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

John J. Paulos: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Antonio J. Montalvo, Ronald S. Gyurcsik, John J. Paulos
    Building Blocks for a Temperature-Compensated Analog VLSI Neural Network with On-Chip Learning. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1994, pp:363-366 [Conf]
  2. Kenneth W. Fernald, Todd A. Cook, Thomas K. Miller III, John J. Paulos
    A Microprocessor-Based Implantable Telemetry System. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 1991, v:24, n:3, pp:23-30 [Journal]
  3. Bharat L. Bhuva, John J. Paulos, Ronald S. Gyurcsik, Sherra E. Kerns
    Switch-level simulation of total dose effects on CMOS VLSI circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1989, v:8, n:9, pp:933-938 [Journal]
  4. Gregory T. Brauns, R. J. Bishop, Michael Steer, John J. Paulos, Sasan H. Ardalan
    Table-based modeling of delta-sigma modulators using ZSIM. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1990, v:9, n:2, pp:142-150 [Journal]
  5. Mark G. Graham, John J. Paulos
    Interpolation of MOSFET table data in width, length, and temperature. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1993, v:12, n:12, pp:1880-1884 [Journal]
  6. Mark G. Graham, John J. Paulos, Douglas W. Nychka
    Template-based MOSFET device model. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1995, v:14, n:8, pp:924-933 [Journal]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002