The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Shanthi Pavan: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Shanthi Pavan
    A fixed transconductance bias technique for CMOS analog integrated circuits. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2004, pp:661-664 [Conf]
  2. Shanthi Pavan, Shankar Shivappa
    Analysis of traveling wave and transversal analog adaptive equalizers. [Citation Graph (0, 0)][DBLP]
    ISCAS (6), 2005, pp:5962-5965 [Conf]
  3. Shanthi Pavan, Prakash Easwaran, C. Srinivasan
    System Aspects of Analog to Digital Converter Designs. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2006, pp:10- [Conf]
  4. Tonse Laxminidhi, Shanthi Pavan
    Design Centering High Frequency Integrated Continuous-Time Filters. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:1939-1942 [Conf]
  5. Shanthi Pavan
    Singly Terminated & Bi-Transversal Transmission Line Filters for High Speed Adaptive Equalization. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:3550-3553 [Conf]
  6. Rajesh Tiruvuru, Shanthi Pavan
    Transmission line based FIR structures for high speed adaptive equalization. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]

  7. Power and area efficient high speed analog adaptive equalization. [Citation Graph (, )][DBLP]


  8. Oversampling Analog-to-Digital Converter Design. [Citation Graph (, )][DBLP]


  9. Negative Feedback System and Circuit Design. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002