The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Bachar El Hassan: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Gilles Privat, Frédéric Robin, Marc Renaudin, Bachar El Hassan
    A Fine-Grain Asynchronous VLSI Cellular Array Processor Architecture. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1995, pp:1041-1044 [Conf]
  2. Marc Renaudin, Bachar El Hassan
    The Design of Fast Asynchronous Adder Structures and their Implementation Using D.C.V.S. Logic. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1994, pp:291-294 [Conf]
  3. Alain Guyot, Marc Renaudin, Bachar El Hassan, Volker Levering
    Self timed division and square-root extraction. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1996, pp:376-381 [Conf]
  4. Nada Chendeb, Yacine Ghamri-Doudane, Bachar El Hassan
    Effect of Transmission Opportunity Limit on Transmission Time Modeling in 802.11e. [Citation Graph (0, 0)][DBLP]
    IPOM, 2007, pp:156-167 [Conf]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002