The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Chung-Fu Lin: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Bing-Fei Wu, Chung-Fu Lin
    A rescheduling and fast pipeline VLSI architecture for lifting-based discrete wavelet transform. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 2003, pp:732-735 [Conf]
  2. Bing-Fei Wu, Chung-Fu Lin
    Analysis and architecture design for high performance JPEG2000 coprocessor. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 2004, pp:225-228 [Conf]
  3. Bing-Fei Wu, Chung-Fu Lin
    A high-performance and memory-efficient pipeline architecture for the 5/3 and 9/7 discrete wavelet transform of JPEG2000 codec. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Circuits Syst. Video Techn., 2005, v:15, n:12, pp:1615-1628 [Journal]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002