|
Search the dblp DataBase
Lluís Terés:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Francisco Serra-Graells, Bertrand Misischi, Eduardo Casanueva, César Méndez, Lluís Terés
A 60 ns 500×12 0.35µm CMOS low-power scanning read-out IC for cryogenic infra-red sensors. [Citation Graph (0, 0)][DBLP] ISCAS (2), 2005, pp:1742-1745 [Conf]
- Arantxa Uranga, Nuria Barniol, Humberto Campanella, PinedaJaume Esteve Tintó, Lluís Terés, Zachary Davis
A read-out strategy and circuit design for high frequency MEMS resonators. [Citation Graph (0, 0)][DBLP] ISCAS (6), 2005, pp:5361-5364 [Conf]
- Francisco Serra-Graells, J. M. Margarit, Lluís Terés
A Self-Biased and FPN-Compensated Digital APS for Hybrid CMOS Imagers. [Citation Graph (0, 0)][DBLP] ISCAS, 2007, pp:2850-2853 [Conf]
- José Luis Merino, Lluís Teres, Jordi Carrabina
A current copying structure for current-mode monotonic digital-to-analog converters. [Citation Graph (0, 0)][DBLP] ISCAS, 2006, pp:- [Conf]
A novel DPS integrator for fast CMOS imagers. [Citation Graph (, )][DBLP]
A Sub-µW fully programmable CMOS DPS for uncooled infrared fast imaging. [Citation Graph (, )][DBLP]
xENoC - An eXperimental Network-On-Chip Environment for Parallel Distributed Computing on NoC-based MPSoC Architectures. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.001secs
|