The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Ghanshyam Nayak: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. S. Sridharan, Ghanshyam Nayak, P. R. Mukund
    LNA design optimization with reference to ESD protection circuitry. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2003, pp:205-208 [Conf]
  2. H. Parthasarathy, Ghanshyam Nayak, Ponnathpur R. Mukund
    Analysis of VCO jitter in chip-package co-design. [Citation Graph (0, 0)][DBLP]
    ISCAS (3), 2002, pp:181-184 [Conf]
  3. Ghanshyam Nayak, Tejasvi Das, T. M. Rao, P. R. Mukund
    DREAM: A Chip-Package Co-Design Tool for RF-Mixed Signal Systems. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2004, pp:207-210 [Conf]
  4. Ghanshyam Nayak, P. R. Mukund
    Chip Package Co-Design of a Heterogeneously Integrated 2.45GHz CMOS VCO using Embedded Passives in a Silicon Package. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2004, pp:627-630 [Conf]
  5. Ghanshyam Nayak, Clyde Washburn, P. R. Mukund
    System in a Package Design of a RF Front End System Using Application Specific Reduced Order Models. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2005, pp:878-881 [Conf]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002