Search the dblp DataBase
Wai-Chung Tang: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]
Publications of Author
- Wai-Chung Tang, Wing-Hang Lo, Yu-Liang Wu, Shih-Chieh Chang
FPGA technology mapping optimization by rewiring algorithms. [Citation Graph (0, 0)][DBLP]
ISCAS (6), 2005, pp:5653-5656 [Conf] - Catherine L. Zhou, Wai-Chung Tang, Wing-Hang Lo, Yu-Liang Wu
How Much Can Logic Perturbation Help from Netlist to Final Routing for FPGAs. [Citation Graph (0, 0)][DBLP]
DAC, 2007, pp:922-927 [Conf] - Wai-Chung Tang, Wing-Hang Lo, Yu-Liang Wu
Further Improve Excellent Graph-Based FPGA Technology Mapping by Rewiring. [Citation Graph (0, 0)][DBLP]
ISCAS, 2007, pp:1049-1052 [Conf]
A Quantitative Study of the Routing Architecture Exploring Routing Locality Property for Better Performance and Routability. [Citation Graph (, )][DBLP]
Logic synthesis for low power using clock gating and rewiring. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.001secs
| NOTICE1 |
|---|
| System may not be available sometimes or not working properly, since it is still in development with continuous upgrades |
| NOTICE2 |
|---|
| The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP |
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002