The SCEAS System
Navigation Menu

Search the dblp DataBase


B. Vaz: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Romero Tavares, B. Vaz, João Goes, Nuno F. Paulino, Adolfo Steiger-Garção
    Design and optimization of low-voltage two-stage CMOS amplifiers with enhanced performance. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2003, pp:197-200 [Conf]
  2. B. Vaz, Nuno F. Paulino, João Goes, R. Costa, Romero Tavares, Adolfo Steiger-Garção
    Design of low-voltage CMOS pipelined ADCs using 1 pico-Joule of energy per conversion. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2002, pp:921-924 [Conf]

  3. Switched-capacitor circuits using a single-phase scheme. [Citation Graph (, )][DBLP]

  4. A low-voltage 3 mW 10-bit 4MS/s pipeline ADC in digital CMOS for sensor interfacing. [Citation Graph (, )][DBLP]

Search in 0.005secs, Finished in 0.006secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002