The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Loïc Vandeventer: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Loïc Vandeventer, Jean François Santucci
    Using Binary Decision Diagrams to Speed up the Test Pattern Generation of Behavioral Circuit Descriptions Written in Hardware Description Languages. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1994, pp:279-282 [Conf]

  2. Algorithms for behavioral test pattern generation from VHDL circuit descriptions containing loop language constructs. [Citation Graph (, )][DBLP]


  3. Speeding up test pattern generation from behavioral VHDL descriptions containing several processes. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002