The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Mingyan Zhang: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Mingyan Zhang, Jiangmin Gu, Chip-Hong Chang
    A novel hybrid pass logic with static CMOS output drive full-adder cell. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2003, pp:317-320 [Conf]
  2. Chip-Hong Chang, Zhi Ye, Mingyan Zhang
    Fuzzy-ART based adaptive digital watermarking scheme. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Circuits Syst. Video Techn., 2005, v:15, n:1, pp:65-81 [Journal]
  3. Chip-Hong Chang, Jiangmin Gu, Mingyan Zhang
    A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2005, v:13, n:6, pp:686-695 [Journal]

  4. Fuzzy-ART based digital watermarking scheme. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002