The SCEAS System
| |||||||

## Search the dblp DataBase
Erl-Huei Lu:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
## Publications of Author- Chiou-Yng Lee, Erl-Huei Lu, Jau-Yien Lee
**New bit-parallel systolic multipliers for a class of GF(2m).**[Citation Graph (0, 0)][DBLP] ISCAS (4), 2001, pp:578-581 [Conf] - Yi-Nan Lin, Wei-Wen Hung, Wei-Chen Lin, Tsan-Jieh Chen, Erl-Huei Lu
**An Efficient Soft-Input Scaling Scheme for Turbo Decoding.**[Citation Graph (0, 0)][DBLP] SUTC (2), 2006, pp:252-255 [Conf] - Yi-Nan Lin, Wei-Wen Hung, Tsan-Jieh Chen, Erl-Huei Lu
**Modeling the bit-level stochastic correlation for turbo decoding.**[Citation Graph (0, 0)][DBLP] Computer Communications, 2006, v:29, n:18, pp:3856-3862 [Journal] - Yeun-Renn Ting, Erl-Huei Lu, Jau-Yien Lee
**Low complexity bit-parallel systolic architecture for computing**[Citation Graph (0, 0)][DBLP]*C+AB*^{2}over a class of GF(2^{m}). Integration, 2004, v:37, n:3, pp:167-176 [Journal] - Yeun-Renn Ting, Erl-Huei Lu, Ya-Cheng Lu
**Ringed bit-parallel systolic multipliers over a class of fields GF(2**[Citation Graph (0, 0)][DBLP]^{m}). Integration, 2005, v:38, n:4, pp:571-578 [Journal] - Yi-Chang Cheng, Erl-Huei Lu, Shaw Woei Wu
**A Modified Version of the Rao-Nam Algebraic-Code Encryption Scheme.**[Citation Graph (0, 0)][DBLP] Inf. Process. Lett., 1998, v:68, n:4, pp:215-217 [Journal] - Erl-Huei Lu, Yi-Chang Chen, Hsiao-Peng Wuu
**A Complete Decoding Algorithm for Double-Error-Correcting Primitive Binary BCH Codes of Odd m.**[Citation Graph (0, 0)][DBLP] Inf. Process. Lett., 1994, v:51, n:3, pp:117-120 [Journal] - Erl-Huei Lu, Yi-Chang Cheng, Hsiao-Peng Wuu
**Corrigendum: A Complete Decoding Algorithm for Double-Error-Correcting Primitive Binary BCH Codes of Odd m.**[Citation Graph (0, 0)][DBLP] Inf. Process. Lett., 1994, v:52, n:6, pp:341- [Journal] - Chiou-Yng Lee, Jenn-Shyong Horng, I-Chang Jou, Erl-Huei Lu
**Low-Complexity Bit-Parallel Systolic Montgomery Multipliers for Special Classes of GF(2**[Citation Graph (0, 0)][DBLP]^{m}). IEEE Trans. Computers, 2005, v:54, n:9, pp:1061-1070 [Journal] - Chiou-Yng Lee, Erl-Huei Lu, Jau-Yien Lee
**Bit-Parallel Systolic Multipliers for GF(2m) Fields Defined by All-One and Equally Spaced Polynomials.**[Citation Graph (0, 0)][DBLP] IEEE Trans. Computers, 2001, v:50, n:5, pp:385-393 [Journal] **Low-complexity systolic multiplier over GF(2/sup m/) using weakly dual basis.**[Citation Graph (, )][DBLP]**Combined circuit architecture for computing normal basis and montgomery multiplications over GF(2**[Citation Graph (, )][DBLP]^{m}).**Error Control Scheme of Hybrid ARQ Based on Majority Voting Bit by Bit.**[Citation Graph (, )][DBLP]**Improvement of turbo decoding using cross-entropy.**[Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.003secs | |||||||

| |||||||

| |||||||

System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002 for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002 |