The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Tung-Yang Chen: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ming-Dou Ker, Tung-Yang Chen, Chung-Yu Win
    ESD protection design in a 0.18-um salicide CMOS technology by using substrate-triggered technique. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2001, pp:754-757 [Conf]
  2. Ming-Dou Ker, Tung-Yan Chen
    Design on the turn-on efficient power-rail ESD clamp circuit with stacked polysilicon diodes. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2001, pp:758-761 [Conf]
  3. Ming-Dou Ker, Hun-Hsien Chang, Tung-Yang Chen
    ESD buses for whole-chip ESD protection. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 1999, pp:545-548 [Conf]
  4. Tung-Yang Chen, Ming-Dou Ker
    Design on ESD Protection Circuit with Very Low and Constant Input Capacitance. [Citation Graph (0, 0)][DBLP]
    ISQED, 2001, pp:247-248 [Conf]
  5. Ming-Dou Ker, Wen-Yu Lo, Tung-Yang Chen, Howard Tang, S.-S. Chen, M.-C. Wang
    Compact Layout Rule Extraction for Latchup Prevention in a 0.25-?m Shallow-Trench-Isolation Silicided Bulk CMOS Process. [Citation Graph (0, 0)][DBLP]
    ISQED, 2001, pp:267-272 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002