The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

J. Singh: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. J. Singh, Andreas Antoniou, Dale J. Shpak
    A distributed memory and control architecture for 2D discrete wavelet transform. [Citation Graph (0, 0)][DBLP]
    ISCAS (3), 1999, pp:387-390 [Conf]

  2. Investigating the impact of NBTI on different power saving cache strategies. [Citation Graph (, )][DBLP]


  3. Investigation of Reconfigurability for the Digital Backend of Ultra Wideband Receiver. [Citation Graph (, )][DBLP]


  4. Design and implementation of emission filter for soft modem on TM9320C50 DSP chip. [Citation Graph (, )][DBLP]


  5. Computer aided analysis of channel state and transition in transmitted symbol for the channel h/sub c/(z)=0.5+1.0z/sup -1/ at noise variance 0.40. [Citation Graph (, )][DBLP]


  6. Modeling application availability. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002