The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

J.-J. Laurin: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Zhong-Fang Jin, J.-J. Laurin, Yvon Savaria, P. Garon
    A new approach to analyze interconnect delays in RC wire models. [Citation Graph (0, 0)][DBLP]
    ISCAS (6), 1999, pp:246-249 [Conf]
  2. Zhong-Fang Jin, J.-J. Laurin, Yvon Savaria
    A practical approach to model long MIS interconnects in VLSI circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2002, v:10, n:4, pp:494-507 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002