|
Search the dblp DataBase
Fari Assaderaghi:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Jim Burr, Anantha Chandrakasan, Fari Assaderaghi, Francky Catthoor, Frank Fox, Dave Greenhill, Deo Singh, Jim Sproch
Low power design without compromise (panel). [Citation Graph (0, 0)][DBLP] ISLPED, 1997, pp:293-294 [Conf]
- Fari Assaderaghi
Circuit styles and strategies for CMOS VLSI design on SOI. [Citation Graph (0, 0)][DBLP] ISLPED, 1999, pp:282-287 [Conf]
- Rajiv V. Joshi, Ching-Te Chuang, S. K. H. Fung, Fari Assaderaghi, Melanie Sherony, I. Yang, Ghavam V. Shahidi
PD/SOI SRAM performance in presence of gate-to-body tunneling current. [Citation Graph (0, 0)][DBLP] IEEE Trans. VLSI Syst., 2003, v:11, n:6, pp:1106-1113 [Journal]
Search in 0.001secs, Finished in 0.001secs
|