The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Gilberto Contreras: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Gilberto Contreras, Margaret Martonosi
    Power prediction for intel XScale processors using performance monitoring unit events. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2005, pp:221-226 [Conf]
  2. Gilberto Contreras, Margaret Martonosi, Jinzhan Peng, Roy Ju, Guei-Yuan Lueh
    XTREM: a power simulator for the Intel XScale® core. [Citation Graph (0, 0)][DBLP]
    LCTES, 2004, pp:115-125 [Conf]
  3. Canturk Isci, Gilberto Contreras, Margaret Martonosi
    Live, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management. [Citation Graph (0, 0)][DBLP]
    MICRO, 2006, pp:359-370 [Conf]
  4. Julia Chen, Philo Juang, Kevin Ko, Gilberto Contreras, David Penry, Ram Rangan, Adam Stoler, Li-Shiuan Peh, Margaret Martonosi
    Hardware-modulated parallelism in chip multiprocessors. [Citation Graph (0, 0)][DBLP]
    SIGARCH Computer Architecture News, 2005, v:33, n:4, pp:54-63 [Journal]
  5. Gilberto Contreras, Margaret Martonosi, Jinzhang Peng, Guei-Yuan Lueh, Roy Ju
    The XTREM power and performance simulator for the Intel XScale core: Design and experiences. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Embedded Comput. Syst., 2007, v:6, n:1, pp:- [Journal]
  6. Gilberto Contreras, Margaret Martonosi
    Techniques for Real-System Characterization of Java Virtual Machine Energy and Power Behavior. [Citation Graph (0, 0)][DBLP]
    IISWC, 2006, pp:29-38 [Conf]

  7. Full-system chip multiprocessor power evaluations using FPGA-based emulation. [Citation Graph (, )][DBLP]


  8. Characterizing and improving the performance of Intel Threading Building Blocks. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002