|
Search the dblp DataBase
Melanie Sherony:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Jonghae Kim, Jean-Olivier Plouchart, Noah Zamdmer, Melanie Sherony, Yue Tan, Meeyoung Yoon, Robert Trzcinski, Mohamed Talbi, John Safran, Asit Ray, Lawrence F. Wagner
A power-optimized widely-tunable 5-GHz monolithic VCO in a digital SOI CMOS technology on high resistivity substrate. [Citation Graph (0, 0)][DBLP] ISLPED, 2003, pp:434-439 [Conf]
- Jean-Olivier Plouchart, Jonghae Kim, Hector Recoules, Noah Zamdmer, Yue Tan, Melanie Sherony, Asit Ray, Lawrence F. Wagner
A 0.123 mW 7.25 GHz static frequency divider by 8 in a 120-nm SOI technology. [Citation Graph (0, 0)][DBLP] ISLPED, 2003, pp:440-442 [Conf]
- Jean-Olivier Plouchart, Noah Zamdmer, Jonghae Kim, Melanie Sherony, Yue Tan, Asit Ray, Mohamed Talbi, Lawrence F. Wagner, Kun Wu, Naftali E. Lustig, Shreesh Narasimha, Patricia O'Neil, Nghia Phan, Michael Rohn, James Strom, David M. Friend, Stephen V. Kosonocky, Daniel R. Knebel, Suhwan Kim, Keith A. Jenkins, Michel M. Rivier
Application of an SOI 0.12-µm CMOS technology to SoCs with low-power and high-frequency circuits. [Citation Graph (0, 0)][DBLP] IBM Journal of Research and Development, 2003, v:47, n:5-6, pp:611-630 [Journal]
- Rajiv V. Joshi, Ching-Te Chuang, S. K. H. Fung, Fari Assaderaghi, Melanie Sherony, I. Yang, Ghavam V. Shahidi
PD/SOI SRAM performance in presence of gate-to-body tunneling current. [Citation Graph (0, 0)][DBLP] IEEE Trans. VLSI Syst., 2003, v:11, n:6, pp:1106-1113 [Journal]
Search in 0.005secs, Finished in 0.005secs
|