The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Thomas Ludwig 0004: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jürgen Koehl, Ulrich Baur, Thomas Ludwig, Bernhard Kick, Thomas Pflueger
    A Flat, Timing-Driven Design System for a High-Performance CMOS Processor Chipset. [Citation Graph (0, 0)][DBLP]
    DATE, 1998, pp:312-320 [Conf]
  2. Amaury Nève, Denis Flandre, Helmut Schettler, Thomas Ludwig 0004, Gerhard Hellner
    Design of a branch-based 64-bit carry-select adder in 0.18 µm partially depleted SOI CMOS. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2002, pp:108-111 [Conf]
  3. Amaury Nève, Helmut Schettler, Thomas Ludwig 0004, Denis Flandre
    Power-delay product minimization in high-performance 64-bit carry-select adders. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2004, v:12, n:3, pp:235-244 [Journal]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002