The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Junichi Miyakoshi: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Y. Kuroda, J. Miyakoshi, M. Miyama, Kousuke Imamura, Hideo Hashimoto, M. Yoshimoto
    A sub-mW MPEG-4 motion estimation processor core for mobile video application. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2004, pp:527-528 [Conf]
  2. Hidehiro Fujiwara, Koji Nii, Junichi Miyakoshi, Yuichiro Murachi, Yasuhiro Morita, Hiroshi Kawaguchi, Masahiko Yoshimoto
    A two-port SRAM for real-time video processor saving 53% of bitline power with majority logic and data-bit reordering. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2006, pp:61-66 [Conf]
  3. Junichi Miyakoshi, Yuichiro Murachi, Masaki Hamamoto, Takahiro Iinuma, Tomokazu Ishihara, Hiroshi Kawaguchi, Masahiko Yoshimoto, Tetsuro Matsuno
    A Power- and Area-Efficient SRAM Core Architecture for Super-Parallel Video Processing. [Citation Graph (0, 0)][DBLP]
    VLSI-SoC, 2006, pp:192-197 [Conf]

  4. A sub 100 mW H.264/AVC MP@L4.1 integer-pel motion estimation processor VLSI for MBAFF encoding. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002