Search the dblp DataBase

Publications of Author

1. Hidehiro Fujiwara, Koji Nii, Junichi Miyakoshi, Yuichiro Murachi, Yasuhiro Morita, Hiroshi Kawaguchi, Masahiko Yoshimoto
   A two-port SRAM for real-time video processor saving 53% of bitline power with majority logic and data-bit reordering. [Citation Graph (0, 0)][DBLP]
   ISLPED, 2006, pp:61-66 [Conf]
   
2. Junichi Miyakoshi, Yuichiro Murachi, Masaki Hamamoto, Takahiro Iinuma, Tomokazu Ishihara, Hiroshi Kawaguchi, Masahiko Yoshimoto, Tetsuro Matsuno
   A Power- and Area-Efficient SRAM Core Architecture for Super-Parallel Video Processing. [Citation Graph (0, 0)][DBLP]
   VLSI-SoC, 2006, pp:192-197 [Conf]
   
3. 
   A sub 100 mW H.264/AVC MP@L4.1 integer-pel motion estimation processor VLSI for MBAFF encoding. [Citation Graph (, )][DBLP]