The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Chung-Hsiang Lin: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Chung-Hsiang Lin, Chia-Lin Yang, Ku-Jei King
    Hierarchical value cache encoding for off-chip data bus. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2006, pp:143-146 [Conf]

  2. PPT: joint performance/power/thermal management of DRAM memory for multi-core systems. [Citation Graph (, )][DBLP]


Search in 0.015secs, Finished in 0.015secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002