The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Tomoaki Hasegawa: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Tomoaki Hasegawa, Yuya Homma, Michitaka Kameyama
    Multiple-Valued VLSI Architecture for Intra-Chip Packet Data Transfer. [Citation Graph (0, 0)][DBLP]
    ISMVL, 2005, pp:114-119 [Conf]
  2. Haque Mohammad Munirul, Tomoaki Hasegawa, Michitaka Kameyama
    Implementation and Evaluation of a Fine-Grain Multiple-Valued Field Programmable VLSI Based on Source-Coupled Logic. [Citation Graph (0, 0)][DBLP]
    ISMVL, 2005, pp:120-125 [Conf]
  3. Haque Mohammad Munirul, Tomoaki Hasegawa, Michitaka Kameyama
    Evaluation of Multiple-Valued Packet Multiplexing Scheme for Network-on-Chip Architecture. [Citation Graph (0, 0)][DBLP]
    ISMVL, 2006, pp:6- [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002