The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Chin Siong Ong: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Luca Daniel, Chin Siong Ong, Sok Chay Low, Kwok Hong Lee, Jacob White
    Geometrically parameterized interconnect performance models for interconnect synthesis. [Citation Graph (0, 0)][DBLP]
    ISPD, 2002, pp:202-207 [Conf]

  2. An electrical-level superposed-edge approach to statistical serial link simulation. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002