The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Mariusz Niewczas: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Mariusz Niewczas, Wojciech Maly, Andrzej J. Strojwas
    A pattern matching algorithm for verification and analysis of very large IC layouts. [Citation Graph (0, 0)][DBLP]
    ISPD, 1998, pp:129-134 [Conf]
  2. Zbigniew Jaworski, Mariusz Niewczas, Wieslaw Kuzmicz
    Extension of Inductive Fault Analysis to Parametric Faults in Analog Circuits with Application to Test Generation. [Citation Graph (0, 0)][DBLP]
    VTS, 1997, pp:172-176 [Conf]
  3. Mariusz Niewczas, Wojciech Maly, Andrzej J. Strojwas
    An algorithm for determining repetitive patterns in very large IC layouts. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1999, v:18, n:4, pp:494-501 [Journal]
  4. Mariusz Niewczas, Adam Wojtasik
    Modeling of VLSI RC parasitics based on the network reduction algorithm. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1995, v:14, n:2, pp:137-144 [Journal]

Search in 0.004secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002