The SCEAS System
|
|
|
Search the dblp DataBase
B. Bartz:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- R. Castagnetti, R. Venkatraman, B. Bartz, C. Monzel, T. Briscoe, Andres Teene, S. Ramesh
A High-Performance SRAM Technology With Reduced Chip-Level Routing Congestion for SoC. [Citation Graph (0, 0)][DBLP] ISQED, 2005, pp:193-196 [Conf]
Search in 0.001secs, Finished in 0.001secs
|
NOTICE1 |
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades |
NOTICE2 |
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP | |
|
|
|
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002
|