|
Search the dblp DataBase
Yogesh Singh Chauhan:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Yogesh Singh Chauhan, C. Anghel, Francois Krummenacher, Renaud Gillon, A. Baguenier
A Compact DC and AC Model for Circuit Simulation of High Voltage VDMOS Transistor. [Citation Graph (0, 0)][DBLP] ISQED, 2006, pp:109-114 [Conf]
- Yogesh Singh Chauhan, Francois Krummenacher, Renaud Gillon, Benoit Bakeroot, Michel J. Declercq, Adrian M. Ionescu
A New Charge based Compact Model for Lateral Asymmetric MOSFET and its application to High Voltage MOSFET Modeling. [Citation Graph (0, 0)][DBLP] VLSI Design, 2007, pp:177-182 [Conf]
Compact Modeling of Suspended Gate FET. [Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.002secs
|