The SCEAS System
Navigation Menu

Search the dblp DataBase


Moon-Hyun Yoo: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Yong-Chan Ban, Soo-Han Choi, Ki-Hung Lee, Dong-Hyun Kim, Ji-Suk Hong, Yoo-Hyon Kim, Moon-Hyun Yoo, Jeong-Taek Kong
    A Fast Lithography Verification Framework for Litho-Friendly Layout Design. [Citation Graph (0, 0)][DBLP]
    ISQED, 2005, pp:169-174 [Conf]
  2. Young-Seok Hong, Heeseok Lee, Joon-Ho Choi, Moon-Hyun Yoo, Jeong-Taek Kong
    Analysis for Complex Power Distribution Networks Considering Densely Populated Vias. [Citation Graph (0, 0)][DBLP]
    ISQED, 2005, pp:208-212 [Conf]
  3. Jong-Eun Koo, Kyung-Ho Lee, Young-Hoe Cheon, Joon-Ho Choi, Moon-Hyun Yoo, Jeong-Taek Kong
    A Variable Reduction Technique for the Analysis of Ultra Large-Scale Power Distribution Networks. [Citation Graph (0, 0)][DBLP]
    ISQED, 2004, pp:137-142 [Conf]
  4. Chul-Hong Park, Soo-Han Choi, Sang-Uhk Rhie, Dong-Hyun Kim, Jun-Seong Park, Tae-Hwang Jang, Ji-Soong Park, Yoo-Hyon Kim, Moon-Hyun Yoo, Jeong-Taek Kong
    A Hybrid PPC Method Based on the Empirical Etch Model for the 0.14µm DRAM Generation and Beyond. [Citation Graph (0, 0)][DBLP]
    ISQED, 2002, pp:143-147 [Conf]
  5. Ji-Soong Park, Chul-Hong Park, Sang-Uhk Rhie, Yoo-Hyon Kim, Moon-Hyun Yoo, Jeong-Taek Kong, Hyung-Woo Kim, Sun-Il Yoo
    An Efficient Rule-Based OPC Approach Using a DRC Tool for 0.18mum ASIC. [Citation Graph (0, 0)][DBLP]
    ISQED, 2000, pp:81-86 [Conf]
  6. Jae-Seok Yang, Jeong-Yeol Kim, Joon-Ho Choi, Moon-Hyun Yoo, Jeong-Taek Kong
    Elimination of false aggressors using the functional relationship for full-chip crosstalk analysis. [Citation Graph (0, 0)][DBLP]
    ISQED, 2003, pp:344-347 [Conf]
  7. Jeong-Yeol Kim, Ho-Soon Shin, Jong-Bae Lee, Moon-Hyun Yoo, Jeong-Taek Kong
    SilcVerify: An Efficient Substrate Coupling Noise Simulation Tool for High-Speed & Nano-Scaled Memory Design. [Citation Graph (0, 0)][DBLP]
    ISQED, 2007, pp:475-480 [Conf]

  8. The Statistical Failure Analysis for the Design of Robust SRAM in Nano-Scale Era. [Citation Graph (, )][DBLP]

Search in 0.002secs, Finished in 0.003secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002