The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Minh Quang Do: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Do Quang Minh, Lars Bengtsson, Per Larsson-Edefors
    DSP-PP: A Simulator/Estimator of Power Consumption and Performance for Parallel DSP Architectures. [Citation Graph (0, 0)][DBLP]
    Applied Informatics, 2003, pp:767-772 [Conf]
  2. Minh Quang Do, Mindaugas Drazdziulis, Per Larsson-Edefors, Lars Bengtsson
    Parameterizable Architecture-Level SRAM Power Model Using Circuit-Simulation Backend for Leakage Calibration. [Citation Graph (0, 0)][DBLP]
    ISQED, 2006, pp:557-563 [Conf]
  3. Minh Quang Do, Mindaugas Drazdziulis, Per Larsson-Edefors, Lars Bengtsson
    Leakage-Conscious Architecture-Level Power Estimation for Partitioned and Power-Gated SRAM Arrays. [Citation Graph (0, 0)][DBLP]
    ISQED, 2007, pp:185-191 [Conf]
  4. Minh Quang Do, Per Larsson-Edefors, Lars Bengtsson
    Table-Based Total Power Consumption Estimation of Memory Arrays for Architects. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2004, pp:869-878 [Conf]

  5. High-Accuracy Architecture-Level Power Estimation for Partitioned SRAM Arrays in a 65-nm CMOS BPTM Process. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002