The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Kaiping Zeng: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Kaiping Zeng, Sorin A. Huss
    Structure Synthesis of Analog and Mixed-Signal Circuits using Partition Techniques. [Citation Graph (0, 0)][DBLP]
    ISQED, 2006, pp:225-230 [Conf]
  2. Kaiping Zeng, Sorin A. Huss
    RAMS: A VHDL-AMS Code Refactoring Tool Supporting High Level Analog Synthesis. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2005, pp:266-267 [Conf]
  3. Kaiping Zeng, Sorin A. Huss
    Architecture refinements by code refactoring of behavioral VHDL-AMS models. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002