The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Uthman Alsaiari: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Uthman Alsaiari, Resve Saleh
    Power, Delay and Yield Analysis of BIST/BISR PLAs Using Column Redundancy. [Citation Graph (0, 0)][DBLP]
    ISQED, 2007, pp:703-710 [Conf]
  2. Uthman Alsaiari, Resve Saleh
    Testable and self-repairable structured logic design. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]

  3. Partitioning for Selective Flip-Flop Redundancy in Sequential Circuits. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002