The SCEAS System
Navigation Menu

Search the dblp DataBase


Sunil Shukla: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Sunil Shukla, Neil W. Bergmann, Jürgen Becker
    QUKU: A Two-Level Reconfigurable Architecture. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2006, pp:109-116 [Conf]
  2. Raja Venkatesh, Sailesh Kumar, Joji Philip, Sunil Shukla
    A Fault Modeling Technique to Test Memory BIST Algorithms. [Citation Graph (0, 0)][DBLP]
    MTDT, 2002, pp:109-116 [Conf]
  3. Carlos Morra, M. Sackmann, Sunil Shukla, Jürgen Becker, Reiner W. Hartenstein
    From Equation to VHDL: Using Rewriting Logic for Automated Function Generation. [Citation Graph (0, 0)][DBLP]
    FPL, 2006, pp:1-4 [Conf]
  4. Sunil Shukla, Neil W. Bergmann, Jürgen Becker
    QUKU: A FPGA Based Flexible Coarse Grain Architecture Design Paradigm using Process Networks. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2007, pp:1-7 [Conf]
  5. Sunil Shukla, Neil W. Bergmann, Jürgen Becker
    QUKU: A Fast Run Time Reconfigurable Platform for Image Edge Detection. [Citation Graph (0, 0)][DBLP]
    ARC, 2006, pp:93-98 [Conf]

  6. QUKU: A Coarse Grained Paradigm for FPGAs. [Citation Graph (, )][DBLP]

  7. A Web Server Based Edge Detector Implementation in FPGA. [Citation Graph (, )][DBLP]

Search in 0.002secs, Finished in 0.002secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002