The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Patrick Adde: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Erwan Piriou, Christophe Jégo, Patrick Adde, Michel Jézéquel
    A Flexible Architecture For Block Turbo Decoders Using BCH Or Reed-Solomon Components Codes. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2006, pp:430-431 [Conf]
  2. Erwan Piriou, Christophe Jégo, Patrick Adde, Michel Jézéquel
    Design, Implementation and Prototyping of a Flexible Architecture Dedicated to Block Turbo Decoding. [Citation Graph (0, 0)][DBLP]
    ReCoSoC, 2006, pp:152-159 [Conf]
  3. Camille Leroux, Christophe Jégo, Patrick Adde, Michel Jézéquel
    Towards Gb/s turbo decoding of product code onto an FPGA device. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:909-912 [Conf]
  4. Erwan Piriou, Christophe Jégo, Patrick Adde, R. Le Bidan, Michel Jézéquel
    Efficient architecture for Reed Solomon block turbo code. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]

  5. Some Results on the Binary Minimum Distance of Reed-Solomon Codes and Block Turbo Codes. [Citation Graph (, )][DBLP]


  6. A highly parallel Turbo Product Code decoder without interleaving resource. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002