The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Matthias Kühnle: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Michael Hübner, Christian Schuck, Matthias Kühnle, Jürgen Becker
    New 2-Dimensional Partial Dynamic Reconfiguration Techniques for Real-time Adaptive Microelectronic Circuits. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2006, pp:97-102 [Conf]
  2. Alisson V. De Brito, Matthias Kühnle, Michael Hübner, Jürgen Becker, Elmar U. K. Melcher
    Modelling and Simulation of Dynamic and Partially Reconfigurable Systems using SystemC. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2007, pp:35-40 [Conf]
  3. Alisson V. De Brito, Matthias Kühnle, Elmar U. K. Melcher, Jürgen Becker
    A General Purpose Partially Reconfigurable Processor Simulator (PReProS). [Citation Graph (0, 0)][DBLP]
    IPDPS, 2007, pp:1-7 [Conf]

  4. Design of a HW/SW Communication Infrastructure for a Heterogeneous Reconfigurable Processor. [Citation Graph (, )][DBLP]


  5. MORPHEUS: Heterogeneous Reconfigurable Computing. [Citation Graph (, )][DBLP]


  6. A framework for dynamic 2D placement on FPGAs. [Citation Graph (, )][DBLP]


  7. An Interconnect Strategy for a Heterogeneous, Reconfigurable SoC. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002