|
Search the dblp DataBase
Tatiana Gadelha Serra Dos Santos:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Fabiano Hessel, César A. M. Marcon, Tatiana Gadelha Serra Dos Santos
High Level RTOS Scheduler Modeling for a Fast Design Validation. [Citation Graph (0, 0)][DBLP] ISVLSI, 2007, pp:461-466 [Conf]
- Tatiana G. S. dos Santos, Sergio Bampi
Analyzing Instruction Prefetch Schemes in Superscalar Architectures. [Citation Graph (0, 0)][DBLP] PDPTA, 2000, pp:- [Conf]
- Rafael R. dos Santos, Tatiana G. S. dos Santos, Maurício L. Pilla, Philippe Olivier Alexandre Navaux, Sergio Bampi, Mario Nemirovsky
Complex Branch Profiling for Dynamic Conditional Execution. [Citation Graph (0, 0)][DBLP] SBAC-PAD, 2003, pp:28-35 [Conf]
- Fabiano Hessel, Vitor M. da Rosa, Carlos Eduardo Reif, César A. M. Marcon, Tatiana Gadelha Serra Dos Santos
Scheduling refinement in abstract RTOS models. [Citation Graph (0, 0)][DBLP] ACM Trans. Embedded Comput. Syst., 2006, v:5, n:2, pp:342-354 [Journal]
- Luciano Volcan Agostini, Arnaldo Azevedo, Vagner S. Rosa, Eduardo A. Berriel, Tatiana G. S. dos Santos, Sergio Bampi, Altamiro Amadeu Susin
FPGA Design of A H.264/AVC Main Profile Decoder for HDTV. [Citation Graph (0, 0)][DBLP] FPL, 2006, pp:1-6 [Conf]
NOC architecture design for multi-cluster chips. [Citation Graph (, )][DBLP]
Evaluating the Effects of Branch Prediction Accuracy on the Performance of SMT Architectures. [Citation Graph (, )][DBLP]
Reusing Traces in a Dynamic Conditional Execution Architecture. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.002secs
|