The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Tatiana Gadelha Serra Dos Santos: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Fabiano Hessel, César A. M. Marcon, Tatiana Gadelha Serra Dos Santos
    High Level RTOS Scheduler Modeling for a Fast Design Validation. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2007, pp:461-466 [Conf]
  2. Tatiana G. S. dos Santos, Sergio Bampi
    Analyzing Instruction Prefetch Schemes in Superscalar Architectures. [Citation Graph (0, 0)][DBLP]
    PDPTA, 2000, pp:- [Conf]
  3. Rafael R. dos Santos, Tatiana G. S. dos Santos, Maurício L. Pilla, Philippe Olivier Alexandre Navaux, Sergio Bampi, Mario Nemirovsky
    Complex Branch Profiling for Dynamic Conditional Execution. [Citation Graph (0, 0)][DBLP]
    SBAC-PAD, 2003, pp:28-35 [Conf]
  4. Fabiano Hessel, Vitor M. da Rosa, Carlos Eduardo Reif, César A. M. Marcon, Tatiana Gadelha Serra Dos Santos
    Scheduling refinement in abstract RTOS models. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Embedded Comput. Syst., 2006, v:5, n:2, pp:342-354 [Journal]
  5. Luciano Volcan Agostini, Arnaldo Azevedo, Vagner S. Rosa, Eduardo A. Berriel, Tatiana G. S. dos Santos, Sergio Bampi, Altamiro Amadeu Susin
    FPGA Design of A H.264/AVC Main Profile Decoder for HDTV. [Citation Graph (0, 0)][DBLP]
    FPL, 2006, pp:1-6 [Conf]

  6. NOC architecture design for multi-cluster chips. [Citation Graph (, )][DBLP]


  7. Evaluating the Effects of Branch Prediction Accuracy on the Performance of SMT Architectures. [Citation Graph (, )][DBLP]


  8. Reusing Traces in a Dynamic Conditional Execution Architecture. [Citation Graph (, )][DBLP]


Search in 0.273secs, Finished in 0.274secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002