Search the dblp DataBase

Publications of Author

1. Hiroki Noguchi, Yusuke Iguchi, Hidehiro Fujiwara, Yasuhiro Morita, Koji Nii, Hiroshi Kawaguchi, Masahiko Yoshimoto
   A 10T Non-Precharge Two-Port SRAM for 74% Power Reduction in Video Processing. [Citation Graph (0, 0)][DBLP]
   ISVLSI, 2007, pp:107-112 [Conf]
   
2. 
   Quality of a Bit (QoB): A New Concept in Dependable SRAM. [Citation Graph (, )][DBLP]
   
   
3. 
   A 0.56-V 128kb 10T SRAM using column line assist (CLA) scheme. [Citation Graph (, )][DBLP]
   
   
4. 
   A 7T/14T Dependable SRAM and its Array Structure to Avoid Half Selection. [Citation Graph (, )][DBLP]
   
   
5. 
   An ultra-low-power VAD hardware implementation for intelligent ubiquitous sensor networks. [Citation Graph (, )][DBLP]