The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Michael Meitinger: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Michael Meitinger, Rainer Ohlendorf, Thomas Wild, Andreas Herkersdorf
    A Programmable Stream Processing Engine for Packet Manipulation in Network Processors. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2007, pp:259-264 [Conf]
  2. Rainer Ohlendorf, Thomas Wild, Michael Meitinger, Holm Rauchfuss, Andreas Herkersdorf
    Performance Evaluation of RISC-based SoC Platforms in Network Processing Applications. [Citation Graph (0, 0)][DBLP]
    ICSAMOS, 2006, pp:152-159 [Conf]
  3. Rainer Ohlendorf, Thomas Wild, Michael Meitinger, Holm Rauchfuss, Andreas Herkersdorf
    Simulated and measured performance evaluation of RISC-based SoC platforms in network processing applications. [Citation Graph (0, 0)][DBLP]
    Journal of Systems Architecture, 2007, v:53, n:10, pp:703-718 [Journal]

  4. A Hardware Packet Re-Sequencer Unit for Network Processors. [Citation Graph (, )][DBLP]


  5. Reconfigurable Processing Units vs. Reconfigurable Interconnects. [Citation Graph (, )][DBLP]


  6. An Efficient Hardware Architecture for Packet Re-sequencing in Network Processors MPSoCs. [Citation Graph (, )][DBLP]


  7. Network processors. [Citation Graph (, )][DBLP]


  8. An Application-Aware Load Balancing Strategy for Network Processors. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002