The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Guilherme Flach: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Renato Fernandes Hentschke, Guilherme Flach, Felipe Pinto, Ricardo Reis
    3D-Vias Aware Quadratic Placement for 3D VLSI Circuits. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2007, pp:67-72 [Conf]
  2. Renato Fernandes Hentschke, Guilherme Flach, Felipe Pinto, Ricardo Reis
    Quadratic placement for 3d circuits using z-cell shifting, 3d iterative refinement and simulated annealing. [Citation Graph (0, 0)][DBLP]
    SBCCI, 2006, pp:220-225 [Conf]

  3. Cell placement on graphics processing units. [Citation Graph (, )][DBLP]


Search in 0.017secs, Finished in 0.017secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002