The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Michael G. Davis: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Michael G. Davis
    Implementation of a Dual-Segment Architecture for a High-Pin-Count VLSI Test System. [Citation Graph (0, 0)][DBLP]
    ITC, 1994, pp:267-272 [Conf]
  2. Michael G. Davis
    Evaluating Waveform-Generation Capabilities of VLSI Test Systems. [Citation Graph (0, 0)][DBLP]
    ITC, 1995, pp:469-478 [Conf]
  3. Michael G. Davis
    The Effect of Periof Generation Techniques on Period Resolution and Waveform Jitter in VLSI Test Systems. [Citation Graph (0, 0)][DBLP]
    ITC, 1996, pp:685-690 [Conf]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002