The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Imtiaz P. Shaik: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. R. Scott Fetherston, Imtiaz P. Shaik, Siyad C. Ma
    Testability Features of AMD-K6TM Microprocessor. [Citation Graph (0, 0)][DBLP]
    ITC, 1997, pp:406-413 [Conf]
  2. R. Scott Fetherston, Imtiaz P. Shaik, Siyad C. Ma
    A comparison of bridging fault simulation methods. [Citation Graph (0, 0)][DBLP]
    ITC, 1999, pp:587-595 [Conf]
  3. Imtiaz P. Shaik, Michael L. Bushnell
    A graph approach to DFT hardware placement for robust delay fault BIST. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1995, pp:177-182 [Conf]
  4. Imtiaz P. Shaik, Michael L. Bushnell
    Circuit design for low overhead delay-fault BIST using constrained quadratic 0-1 programming . [Citation Graph (0, 0)][DBLP]
    VTS, 1995, pp:393-399 [Conf]
  5. R. Scott Fetherston, Imtiaz P. Shaik, Siyad C. Ma
    Testability Features of the AMD-K6 Microprocessor. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1998, v:15, n:3, pp:64-69 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002