|
Search the dblp DataBase
Imtiaz P. Shaik:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- R. Scott Fetherston, Imtiaz P. Shaik, Siyad C. Ma
Testability Features of AMD-K6TM Microprocessor. [Citation Graph (0, 0)][DBLP] ITC, 1997, pp:406-413 [Conf]
- R. Scott Fetherston, Imtiaz P. Shaik, Siyad C. Ma
A comparison of bridging fault simulation methods. [Citation Graph (0, 0)][DBLP] ITC, 1999, pp:587-595 [Conf]
- Imtiaz P. Shaik, Michael L. Bushnell
A graph approach to DFT hardware placement for robust delay fault BIST. [Citation Graph (0, 0)][DBLP] VLSI Design, 1995, pp:177-182 [Conf]
- Imtiaz P. Shaik, Michael L. Bushnell
Circuit design for low overhead delay-fault BIST using constrained quadratic 0-1 programming . [Citation Graph (0, 0)][DBLP] VTS, 1995, pp:393-399 [Conf]
- R. Scott Fetherston, Imtiaz P. Shaik, Siyad C. Ma
Testability Features of the AMD-K6 Microprocessor. [Citation Graph (0, 0)][DBLP] IEEE Design & Test of Computers, 1998, v:15, n:3, pp:64-69 [Journal]
Search in 0.001secs, Finished in 0.001secs
|