The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Ryozou Yoshino: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Shuji Kikuchi, Yoshihiko Hayashi, Takashi Matsumoto, Ryozou Yoshino, Ryuichi Takagi
    A 250 MHz Shared-Resource VLSI Test System with High Pin Count and Memory Test Capability. [Citation Graph (0, 0)][DBLP]
    ITC, 1989, pp:558-566 [Conf]
  2. Shuji Kikuchi, Yoshihiko Hayashi, Takashi Suga, Jun Saitou, Masahiko Kaneko, Takashi Matsumoto, Ryozou Yoshino
    A Gate-Array-Based 666MHz VLSI Test System. [Citation Graph (0, 0)][DBLP]
    ITC, 1995, pp:451-458 [Conf]
  3. Ryozou Yoshino, Ryuichi Takagi
    Custom VLSI Test System. [Citation Graph (0, 0)][DBLP]
    ITC, 1985, pp:431-437 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002