The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Hyungwon Kim: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Hyungwon Kim, John P. Hayes
    High-coverage ATPG for datapath circuits with unimplemented blocks. [Citation Graph (0, 0)][DBLP]
    ITC, 1998, pp:577-586 [Conf]
  2. Hyungwon Kim, John P. Hayes
    Delay fault testing of IP-based designs via symbolic path modeling. [Citation Graph (0, 0)][DBLP]
    ITC, 1999, pp:1045-1054 [Conf]
  3. Hyungwon Kim, John P. Hayes
    Delay Fault Testing of Designs with Embedded IP Cores. [Citation Graph (0, 0)][DBLP]
    VTS, 1999, pp:160-167 [Conf]
  4. Hyungwon Kim, John P. Hayes
    Realization-independent ATPG for designs with unimplemented blocks. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2001, v:20, n:2, pp:290-306 [Journal]
  5. Hyungwon Kim, John P. Hayes
    Delay fault testing of IP-based designs via symbolic path modeling. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2001, v:9, n:5, pp:661-678 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002